全部/科技/SystemVerilog / 周榜

GitHub · SystemVerilog / 周榜

13分钟前更新
HISTORY近 30 天历史柱高表示当天去重热搜数量
407
09/08—10/07 有历史数据
  • 013680
    opentitan
    OpenTitan: Open source silicon root of trustlowRISC
  • 023986
    verilator
    Verilator open-source SystemVerilog simulator and lint systemverilator
  • 032081
    ibex
    Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)lowRISC
  • 0454
    caliptra-ss
    HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.chipsalliance